Abstract-For the scaling of ultrathin body double gate (UTB DG) MOSFETs to channel lengths below 10 nm, a silicon body thickness of less than 5 nm is required. At these dimensions the influence of atomic scale roughness at the interface between the silicon body and the gate dielectric becomes significant, producing appreciable body thickness fluctuations. These fluctuations result in a scattering potential related to the quantum confinement variation within the channel which, similarly to the interface roughness scattering, influences the mobility, the drive current and the intrinsic parameter variations. In this paper we have developed an ensemble Monte Carlo simulation approach to study the impact of quantum confinement scattering on the transport in sub-10 nm UTB DG MOSFETs, and the corresponding intrinsic parameter variations. By comparing the Monte Carlo simulations with driftdiffusion simulations we quantify the important contribution of the quantum confinement related scattering to the current fluctuations in such devices.
3-D Monte Carlo Simulation of the Impact of Quantum Confinement Scattering on the Magnitude of Current Fluctuations in Double Gate MOSFETs I. INTRODUCTION
T HE continuing scaling of conventional MOSFETs requires high channel doping and extremely thin gate oxides in order to suppress short channel effects. The high doping degrades the mobility and the drive current, and increases the junction leakage due to band-to-band tunnelling, and the thin gate oxide introduces intolerable gate leakage. It is therefore expected that beyond the 45 nm technology node, ultrathin body (UTB) silicon-on-insulator (SOI) and, later on, double gate (DG) MOSFETs with a superior electrostatic integrity and resistance to short channel effects [1] - [3] , will replace their conventional counterparts. Due to tolerance to low channel doping the UTB device architectures are also more resistant to random dopant induced parameter fluctuations [4] .
However, when UTB DG MOSFETs are scaled to channel lengths below 10 nm, which requires the silicon body thickness to drop below 5 nm, several factors start to affect the transport in the channel and the device performance. Surface roughness [5] , enhanced phonon [6] , and Coulomb [7] scattering degrade the mobility, in competition with volume inversion [8] , [9] and Manuscript received April 21, 2006 band splitting [10] , which contribute to mobility enhancement [11] - [13] . In addition, interface roughness at the top and bottom interfaces, which is on the scale of 1-2 interatomic layers [14] , results in body thickness variations along the channel [15] , illustrated in Fig. 1(a) . It has been reported that these thickness variations, and the corresponding fluctuation in subband energy levels along the channel illustrated in Fig. 1(b) , introduce additional scattering and mobility degradation for body thicknesses below 4 nm [10] , [11] , [16] .
The interface roughness patterns are unique to each nanodevice and therefore will introduce variation in drive current from transistor to transistor, in addition to fluctuations resulting from discrete dopants in the source and drain regions, trapped charges in the channel, and line edge roughness (LER) [4] , [17] . This will affect the integration of these devices into next generation circuits with billion transistor counts.
In this paper we investigate the magnitude of the current fluctuations introduced by body thickness variations in sub-10 nm UTB DG MOSFETs through careful comparison of Monte Carlo and drift-diffusion simulation results, which allows us to separate the electrostatic, quantum confinement, and transport effects. In Section II we introduce the simulation methodology. The results of the simulations are presented and discussed in Section III. Section IV draws the main conclusions of our study.
II. SIMULATION METHODOLOGY
A three-dimensional (3-D) drift-diffusion approach with density gradient quantum corrections was used in the past to study intrinsic parameter fluctuations in UTB DG MOSFETs based on the simulation of statistical samples of microscopically different devices, each with a unique body thickness pattern [18] . The drift-diffusion approach is suitable to study the threshold voltage variations in the subthreshold region where the fluctuations are dominated by the local variation in the device electrostatics and quantum confinement effects. It, however, cannot capture the quantum confinement scattering contribution to the on-current variations due to the different configuration of the scattering potential related to the unique interface roughness and body thickness pattern in each of the simulated transistors. The concept of mobility, on which the drift-diffusion simulations rely, is ambiguous in such small devices. It is unphysical, and practically impossible, to define a mobility related to the different, and non-self-averaging, quantum potential pattern in each of the simulated microscopically different devices. The simulation methodology developed here to study the impact of quantum confinement scattering on the current fluctuations in UTB DG MOSFETs is based on a 3-D ensemble Monte Carlo approach, in a frozen field approximation. This restricts the simulation to very low drain voltage where the frozen field approximation is valid. The approach treats in an unified way the traditional surface roughness scattering in well defined and separated surface channels in "thick" body devices and the "quantum confinement" scattering in the single (volume inversion) channel of "thin" body devices. The devices were first simulated using the Glasgow "atomistic" 3-D drift-diffusion simulator [19] , which employs quantum corrections via the density gradient formalism [20] , [21] . Fig. 2 shows a comparison between charge distributions in the channel of a 20 nm UTB DG MOSFET with a 2 nm body at low obtained from two-dimensional (2-D) simulations using nonequilibrium Green's functions and the density gradient approximation. The close agreement between the carrier distributions obtained using the two methods indicates that the density gradient approximation captures very well the quantum confinement effects in the channel.
The random interface roughness pattern in each simulated device is generated statistically based on the methodology described in [18] , [22] , and [23] assuming an exponential auto-correlation function for the interface with a particular rms amplitude and correlation length. An rms value of 0.3 nm and a correlation length of 1.8 nm were used in the simulations carried out in this project. The interface is reconstructed from the corresponding 2-D Fourier power spectrum by generating an matrix, where the magnitudes of the elements follow the power spectrum, and the phase is chosen at random. The corresponding random analogue surface is digitized to 0.15 nm steps above and below the position of a nominal smooth interface to represent the atomic steps of the Si lattice. Examples of the analogue and digitized interface roughness produced by this method are shown in Fig. 3(a) and (b), respectively. In the channel direction of the MOSFET the mesh spacing is small enough to allow resolution of the surface with respect to the correlation length. In the vertical direction (gate to gate), the mesh spacing is chosen to match the 0.15 nm roughness steps. In the third direction, the mesh spacing matches the spacing used in the transport direction, which is a requirement of the Fourier synthesis technique. This also avoids elongated cells, which is necessary to minimise self-force in the Monte Carlo simulations [24] .
The electron density obtained from the drift-diffusion simulator was used to initialize the particles in the Monte Carlo module. The Monte Carlo module also downloads the roughness pattern from the drift-diffusion simulations during its initialization stages. The Monte Carlo module is based on the Kane model, with a spherical, nonparabolic band approximation, incorporating all major scattering mechanisms relevant to bulk silicon (phonon, electron-electron, and ionized impurity), and is able, in combination with the density gradient quantum corrections, to capture most of the effects associated with transport in thin silicon layers, such as volume inversion, but does not yet include the mobility enhancement attributable to band splitting.
In our approach, scattering induced by surface roughness and body thickness fluctuation are both excluded from the MC scattering rates, and included through the real space trajectory of the particles. This is done by replacing the electric field as a driving force in the equation of motion for the electrons, , by a quantum driving force which is a gradient of the effective quantum potential defined from the density gradient equation as (1) (2) where is the electrostatic potential, is the electron concentration, and the other symbols have their usual meaning. The surface roughness scattering comes from the real space scattering of the electrons from the random reflective boundaries representing the interface roughness patterns at the top and bottom interfaces. The "hard" geometrical boundaries are softened by the effective quantum potential, which pushes the particles away from the interface, accounting for the quantum confinement. The increased scattering from variations in the quantum confinement resulting from body thickness fluctuations is captured by the variation in the quantum confinement potential, which results in variations in the driving force that determines the particle trajectories. In the middle of the channel the quantum potential closely follows changes in the ground state associated with variations in the body thickness, exerting an additional "quantum" force on the particles, increasing the scattering.
The effective potential and the carrier distribution in the vertical direction for both thick ( nm) and thin ( nm) body devices at V are shown in Fig. 4(a) and (b), respectively. In the thick body transistor, two distinct channels can be seen, close to each of the interfaces. The thin body transistor has a single channel through the center of the silicon layer. Fig. 5 shows the carrier distribution in a 20 nm UTB DG MOSFET with 2.4 nm body and interface roughness. The variation in the carrier confinement in the center of the channel is clearly visible. Fig. 6(b) shows the 2-D map of the quantum potential in thin body devices in a plane running from the source at the left to the drain on the right through the center of the channel. They illustrate the quantum potential fluctuations present in the thin device, which subject the carriers to additional scattering. For comparison, Fig. 6(a) illustrates the classical potential in the thin body transistor, which is much smoother than the corresponding quantum potential. Fig. 7 illustrates the body thickness dependence of the mobility for devices with smooth and rough interfaces. The simulations are carried out in large 50 20 nm self-averaging devices. In the case of a smooth interface the mobility is higher because interface roughness scattering is excluded. The slight increase in the mobility in this case with the reduction of the body thickness can be attributed to the volume inversion captured by the density gradient quantum corrections. In the case of a rough interface the mobility is lower for the whole range of body thicknesses. For body thicknesses above 5 nm, this is due to the ab initio surface roughness scattering. Below 4 nm the mobility drops sharply due to additional ab initio scattering from increasing variations in the effective quantum confinement. 
III. RESULTS AND DISCUSSION
The devices considered here have a 20 nm square channel, and 10 nm long source and drain regions, with 2.4 nm silicon thickness and 1.05 nm oxide layers at the top and bottom. The channel is doped at 10 cm , and the source and drain at 2 10 cm .
Initially, a device with smooth interfaces was simulated over a range of gate voltages from 0.8 V down to 0.4 V, all at low drain bias, using both drift-diffusion and MC simulations in order to validate the frozen field approach. As can be seen from Fig. 8 , there is a close agreement between the two approaches.
Next, using the drift-diffusion simulator, we have performed statistical simulations of the threshold voltage variations in an ensemble of 200 devices, each with different randomly generated interface roughness patterns and hence body thickness fluctuations. From these devices, three were chosen, one with a high threshold voltage, one with low, and one with an average threshold voltage pitched in the middle of the range. These three devices were then simulated over the same range of gate voltages as the smooth devices before, again using both simulators. As can be seen from Fig. 9(a) -(c), in both simulators the introduction of the rough interface reduces the current. However, the reduction in the case of the drift-diffusion simulations is smaller and is related only to the weaker inversion in the constrained regions due to both thicker gate oxide and large quantum mechanical shift of the threshold voltage. In the Monte Carlo case, the current reduction is stronger due to the additional scattering from the variation in quantum potential in the center of the channel. In both cases, an increase in threshold voltage due to the presence of more constrained regions in the channel results in greater current degradation.
The the introduction of random rough interfaces is plotted in Fig. 10 for both simulation methods. The Monte Carlo simulations produce considerably greater current fluctuations compared to the drift-diffusion simulations due to the increased scattering due to both interface roughness and confinement variation.
The scatter plot of the percentage reduction in drift-diffusion simulations against Monte Carlo is shown in Fig. 11 and shows little correlation between the two simulation approaches. The corresponding correlation coefficient is 0.105. The weak correlation highlights the dominant role of the transport effects in estimating the true magnitude of the current fluctuations in the simulated devices. to be 17.6% smaller in Monte Carlo than in drift-diffusion simulations, again demonstrating the impact of the increased scattering, The vast increase in the standard deviation in the case of the Monte Carlo simulations shows that the drift-diffusion simulations are not adequate in predicting the magnitude of the current fluctuations in UTB DG MOSFETs. The average percentage reduction of 38.87% in the current in the Monte Carlo simulations is comparable to the 33.16% reduction in mobility estimated from Fig. 7 , for body thickness of 2.4 nm. Such correlation between the mobility and the current could be expected at low drain voltage. The study of the current fluctuations at high drain voltage requires the use of a self-consistent 3-D ensemble Monte Carlo simulator which is in the process of development.
IV. CONCLUSION
In this paper we have developed a 3-D Monte Carlo simulation approach which captures the strong impact of interface roughness related body thickness fluctuations on the current in UTB DG MOSFETs. The comparison of simulations carried out using drift-diffusion and Monte Carlo show much greater fluctuations in the Monte Carlo case. This is due to the scattering from interface roughness and quantum confinement variation, that is neglected by drift-diffusion and captured by Monte Carlo. Our results emphasize the impact that this scattering mechanism has both on the transport and the intrinsic parameter fluctuations in such devices. The current fluctuations from device to device are an important factor that will limit the body thickness and hence the scaling of UTB device architectures and may hamper their integration into the next generations integrated circuits.
